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1.0 Summary
This program was aimed at developing a family of control circuit designs for resonant
technology, power processing hardware; which were appropriate to control the SCR driven
power switching stages and series resonant networks of "Mapham" (Reference 3) derived
inverter/converter configurations.
In general,the primary tasks included the following:
• Analyze the basic set of functions required to control a multi-phase bidirectional
resonant power system.
• Create a set of basic designs to implement those functions.
• Build and test the basic designs
• Integrate and test the control hardware into high power breadboard/testbed systems.
Application specific power processor requirements addressed both source and load
interfaces, and included regulating drivers/inverters/frequency-changers to provide high
frequency (20-kHz) AC from DC or low frequency AC; and bidirectional interfaces from
20-kHz AC to DC or low frequency AC loads and users. The main functions were broken
into two sections and defined as follows:
Io General
• Housekeeping
• Overload Protection
e Application Specific
• Case 1: On-board battery charging from the high frequency bus.
• Case 2: Auxiliary ground power energizing the high frequency bus.
• Case 3. Variable speed motor/generator starting/running/generation to and from the
high frequency bus.
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The original program was to be completed in approximately twelve months, and the main
tasks were completed in approximately that period. However, operational testing at that
time was limited to non-real-time functional tests and to low power IRAD hardware
interfaces which then existed at General Dynamics. Therefore, NASA LeRC and General
Dynamics agreed to extend the final completion date twice; fast to verify compatibility with
the 25-kW high power IRAD hardware then in construction at General Dynamics; and then
to test with the subsequent LeRC contracted 25-kW testbed equipment being completed in
1987.
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2.0 Introduction and Background
The high-frequency power system technology addressed by this program generates its
basic AC transmission link power by exciting an underdamped, series-resonant, L-C
circuit. The power bus therefore becomes an integral part of the resonant link in the more or
less usual resonant converter configuration, with the load interface modules forming the
output stages. Therefore the power system for a vehicle is really one large, integrated,
multiple-module resonant converter.
While the basic configuration is a series resonant design, it is not the familiar "Schwarz"
(Reference 4) type. Alternately, it places the load (reflected through the output transformer)
in parallel with the resonant capacitor in the method proposed by Neville Mapham
(Reference 3). Figures 2-1 and 2-2 show the two circuit approaches.
This gives us a system driver (inverter) that is essentially a voltage source as compared to
the more usual "Schwarz" current source. This has obvious advantages for a power
system. The line voltage is independent of the load (on a first order basis) and is tolerant of
open circuits, obvious requirements for a utility system. In addition, the output frequency
is clock-controlled, and independent of variations in the resonant circuit components,
which is a significant development for this class of hardware.
The basic power output hardware configuration for a single driver is shown in figure 2-3.
Two or more such drivers are arranged in series, with different phase shifts between one
another, to add and provide power output closed-loop regulation. The control circuits noted
(c) in the above figures are the subject of this contract.
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3.0 Resonant Processor Operation and Control Requirements
3.1. "General" Functions
3.1.1. Housekeeping
Housekeeping functions are those that are associated with module operations,
independent of the chosen module output character, or those that are inherently
necessary to assure proper operation of the module or assembly.
The first task to be accomplished in this contract effort was to examine the
operational power components of a typical driver or receiver module to find
those common tasks associated with the operation of the bridge-connected
power switches.
When functioning as a driver (inverter), there are four primary switch states.
The component designators for the following discussion are shown in Figure 3-
la, in Chapter 8. State 1 has switches Afand Df turned on. The current in the
output capacitor, CO is shown in period 1 of Figure 3-lb. Since the series
resonant circuit of L o and Co is underdamped, Co is charged to a voltage above
the power supply voltage, Vcc. If switches A r and D r are now turned on, the
current shown in period 2 flows in C o. If Bf and Cf are turned on during period
2, after a delay long enough to allow Af and Df to turn off, but before the
current has decayed to zero, the resulting current is shown in period 3 of Figure
3-lb. It charges Co to its maximum value (in the reverse direction) to provide
the energy for period 4, when B r and Cr are turned on. The time correlated
voltage across C o is shown in Figure 3-1c. It is obvious that if this periodic
operation is continued, a continuous sinusoidal output voltage is produced at
half the basic clock rate. Housekeeping functions to be performed for this
operation are:
1. Alternate turn-on of the forward (Sf) switch pairs at the leading edge of the
clock pulse.
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2. Turn-on of the appropriate reverse switches (Sr) at the zero crossings of the
C O current.
3. Detection of the Vcc polarity and reversal of the switch turn-on "sense" on a
real time basis for AC input power operation.
4. Disabling of all switch operation for turn-off and primary control.
3.1.2. Short Circuit Protection
When the output of this resonant converter topology is ovedoaded or shorted,
the resonant circuit is no longer underdamped, and the forward current does not
return to zero before it is time for the next clock pulse. If that pulse were
applied, the power input would be shorted in the common "all switches on"
bridge circuit failure mode. A requirements decision was made to incorporate a
switch control logic input which checks to see if an appropriate reverse current
has occurred, before an opposite polarity switch can be turned on. While
equivalent protection could be accomplished through forced-commutation of the
output switches, this choice would either complicate the power circuitry
significantly or restrict the available choices for power switching components
by eliminating the entire family of thyristor devices.
3.2. Application Specific Functions
3.2.1. Case 1, On-board Battery Charging from the High Frequency Bus
The requirement for on-board battery interface control generates the need for
bidirectional operation. The basic housekeeping/short protection logic described
in section 3.1 provides all the necessary control for the single-module reverse
(source) mode.
when operated as a receiver (load interface), bus power is applied to the same
high frequency interface (as if it were a driver) and the switches are sequenced
to provide full wave rectified power at the Vcc terminals. Therefore, high-
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3.2.2.
3.2.3.
frequency, polarity-determining inputs must be supplied to the logic to control
switch sequencing for output polarity control. Equivalent clock signals to
operate the logic are generated from the high frequency bus input.
The added control function for this case is output current regulation. To avoid
the complication and power losses associated with a separate, additional DC
output regulator, it was decided to use the existing switches to control power
output by phase delay switching. This creates a functional requirement for an
analog to digital regulator circuit that delays the clock pulses to the control logic,
an amount controlled by the output current feedback.
Case 2, Auxiliary Ground Power or AC Power Energizing the
High Frequency Bus.
Requirements for the housekeeping logic already would enable the circuitry to
deal with AC inputs. The only consequence of simply using the AC Vcc
equivalent would be that the output high frequency would be amplitude
modulated at the AC power input frequency. A simple solution is to use a three
phase source (one phase powering each of three driver modules) and add the
outputs by putting them in series. With this arrangement, the high frequency
signals are all in phase, adding directly, and their modulation envelopes are in
the usual three phase relationship, adding to a nearly constant high frequency
AC power bus output. The conventional choice to do this function would be to
put a three phase rectifier-filter on the input to provide a DC Vcc. But the
conventional approach would add significant losses, not found in the chosen
approach.
Case 3, Variable speed Motor/Generator starting/
running/generation to and from the high frequency bus.
This application is the most complex of the specific requirements. The
preceding two cases can be subsets of this most general case. Control circuitry
designed to meet the requirements of case 2 will meet the generator/generation
requirements of this case. The requirements for Bidirectional operation and
output regulation (which can be used for low frequency motor output amplitude
control) are developed in case 1. The remaining added functions are for
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frequency control of the output to the motor. They include a range of fixed
frequencies, ramped frequency changes at constant rates or rates based on
analog feedbacks for constant V/F control or constant torque starting.
3.3. Other Requirements
3.3.1. Regulation
While not specifically called out, proper system operation requires high
frequency bus regulation. The regulation technique selected for this program
operates by the "phasor" addition of the high frequency AC output voltages of
two or more resonant inverter modules. This approach is completely consistent
with the overall hardware requirements of the program which demand low
losses and low output distortion.
3.3.2. Command Interfaces
Today's technologies require that hardware operation and test be computer
controlled. To be consistent with modem laboratory techniques, and to
anticipate typical operational airborne requirements for this class of equipment,
all control and data interfaces for this program are designed to be computer
compatible. It was agreed that these interfaces should be designed to be
compatible with no_ C'MOS requirements and parameters. Table 3-1 (in
Chapter 9) shows the typical specifications used.
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4.0 Hardware Design
4.1 Requirements Specification
This first phase of the program was to develop and formalize the actual circuit and
operational requirements for the hardware in a requirements specification, and
submitted that specification to NASA LeRC for review and approval, prior to starting
on the actual hardware design and development.
That specification is included in this report as Appendix A.
4.2 Predesign
The predesign stage of the program was to develop preliminary detailed circuit designs
for the three application specific pieces of hardware in the program work statement;
which also incorporated the general requirement provisions. These were then broken
down into the lowest possible level building blocks having unique, identifiable
functions, above the piece part level. Since the interfaces required CMOS parametric
compatibility, the standard 4000-series CMOS logic family was chosen to implement
the digital circuit topologies, and low-performance, non-critical operational amplifiers
were chosen for the analog hardware implementation.
These low level functional blocks were successively combined into higher level ones,
with the primary goal and limit aiming toward a set of large scale blocks that were
common across all the Specific applications. Without repeating the details of all the
subsequent iterations, the end result of that process identified five major, common
building blocks. They are:
• Bridge/driver housekeeping and control (includes short circuit protection and input
fault clearing)
• Analog regulation for the high frequency bus (combined with receiver AC and DC
output regulation)
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• AC output frequency synthesis and control
• High frequency system clock
• Digital input interfacing and storage
Appendix B shows the detailed worksheets used for this process. Section 4.4 shows
how these blocks are arranged for the three Application Specific Functions.
4.3 Circuit Design and Development
4.3.1 Housekeeping Module
The housekeeping module is specifically designed to interface the logical
functions with the control of the individual power switches in a single driver or
receiver module. In addition, it became a "catch all" for those miscellaneous
operations not clearly belonging somewhere else, but always required for
operation. The housekeeping module appears in every application (driver or
receiver) module, while multiples or subsets of the others are used, depending
on the application. It performs the following detailed functions.
Outputs: Since the most general case of an application module has anti-parallel
pairs of thyristor-family power switches in each of the four bridge driver or
receiver positions, eight individual logic level command outputs are required.
Inputs: On the input side, this module processes several signals:
• Input polarity signals for low frequency AC power (Vcc) inputs.
• Enable signals which determine that the bridge currents have been proper to
fire the next set of thydstors.
• Zero crossing indicators i'br"flyback" thyristor f'u-ing.
• The primary f'u'ing signals from the system clock.
• Line fault clearing command.
Functions: The module acts on those input signals to provide outputs
according to the following functions:
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• Logically control the 40-kHz clock to provide appropriate thyristor f'Lring
signals for 20-kHz output generation.
• Invert the sense of the f'u'ing logic in response to a negative power input
polarity.
• Provide "flyback" thyristor firing signals, appropriately timed with respect
to the zero crossings of the primary current.
• Inhibit the outputs if the "proper current enable" signal is not received.
• Provide a zero output for line fault clearing, if commanded.
Since the digital design process to implement these functions is straight forward
and not mysterious, it will not be recounted here. The final result, is
documented as the module schematic, Figure 4-1.
4.3.2 Regulation Control
Receiver Regulation: Receiver modules basically provide full wave
rectification, individual 20-kHz half-sine pulse steering, and output filtering to
create DC or low frequency AC; as required by user loads. Regulation is
accomplished in one of two ways: Pulse population, by sending or omitting full
half-sine 25_tsecond pulses, or phase delay regulation of each half-sine pulse.
The regulation loop is a conventional f'LrSt order servo loop design which
samples the output voltage and compares it to a digitally-generated reference
signal. Output current is also detected and used with a similar higher-gain loop
to provide an overriding limit function.
Driver Regulation: Since the receiver loop design acts on single 20-kHz
half-sine pulses, its response is also appropriate for driver regulation. The
driver case only requires the phase delay output mode; to delay driver clock
signals to the second of two series-connected drivers, for our AC "Phasor"
regulation of the high frequency (20-kHz) power bus.
Phasor Regulation puts the outputs of two or more drivers in series, and then
controls the relative phase angle between them, by controlling the clock phase.
That control is based on a comparison between a digitally-generated reference
signal and a feedback signal from the output voltage. The output magnitude is
therefore controlled by the classical addition of two (or more) AC voltages
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which are the same frequency, but different phase. The resultant is the vector
addition of the two output phasors. (See Figure 4-2.) In this case, the power
bus voltage and current are both sampled and compared with digitally-generated
references with the same analog loop.
Because of the nearly identical operational requirements, it was possible for us
to design a single analog module for both jobs, which then became the standard
regulator "building block" module. Its schematic is shown as Figure 4-3.
Since the phase delay output control has unity gain and zero phase shift in the
frequency domain of interest (as shown by R.D.Middlebrook,see Reference 5),
and the analog portion is clearly single order, the control loop is unconditionally
stable over a wide control range. The final design has a useful frequency
response in the 3-kHz range with a DC gain approaching the open loop
operational amplifier gain. High frequency characteristics, and therefore also
transient response, are controlled by the characteristics of the resonant output
network in the driver module.
4.3.3. AC Output Frequency Synthesis and Control
The synthesis of low frequency AC outputs to a three phase user load (typically
an AC permanent magnet or induction motor) represents the most complex of
the functional building blocks developed by this program. The contract
requirements demand the ability to provide a wide range of output frequencies,
and to change frequencies in an orderly, controlled way for motor starting and
speed control. While a single module was designed, its major functions are
discussed separately below for the sake of clarity.
Output Level Control: The method used to create the various output levels
without resorting to analog control uses the different impedances seen at the
various inputs of the typical "Y" connected motor. Referring to Figure 4-4a, if
we connect the "+" output to phase B, and the "return" to phase C, there is no
current in phase A, +V/2Z in phase B, and -V/2Z in phase C, as plotted in
figure 4-4b. In the next 30 ° period, we connect "+" to phase A and B, and
"return" to phase C, the currents are as shown in the second segment of 4-4b.
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Next, we connect "+" to A, open B, and "return" to C, and get +V/2Z in A and
-V/2Z in C. As we alternately connect and not connect a phase, and rotate those
states around the three phase positions, the complete waveform shown in
Figure 4-4b is constructed. You can see that the levels approximate a sine wave
and the phase relationships of the'currents in the three phases of the load are
appropriate to normal three phase operation. Thus, a very reasonable three
phase sine construction is accomplished, with only switching, with the
additional systematic advantage that the low frequency current modulation in the
line is only 25% peak.
The logic to steer thyristor f'rring signals to the appropriate outputs is again
straight forward, and shown in Figure 4-5. It simply counts through the twelve
sequential output states in response to a "change output step" signal from the
countdown logic.
Frequency Control: Steady state frequency control is accomplished by
"counting down" the half-sine pulses of the 20-kHz AC power bus input and
steering them to the appropriate outputs to synthesize a full cycle of the low
frequency output with twelve steps or voltage levels. Therefore, the highest
frequency available, while still keeping the twelve steps is:
fH = 1/(251.tsec x 12) -- 3.3-kHz
The next lower frequency would use two pulses per step and:
fH = 1/(251.tsec x 24) = 1.167-kHz
Since the frequency granularity is poor at or near the high frequency limits, a
different method of division (using the same basic principle) was later
developed, but this program and the subsequent Testbed programs with which
it interfaced were not changed, since the basic technique proved the principle
satisfactorily.
The actual circuitry had to be designed to count down any number of pulses,
depending on the receiver output frequency required. A "comparison counter" is
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4.3.4.
used as shown in Figure 4-6. The number of pulses per output level is inputed
to a digital comparator, and each 20-kHz half-sine pulse incremented a counter.
When the comparator senses an equality, the counter is reset and a "change
output step" signal is sent to the "amplitude control logic".
Frequency Change Control: The last function to be performed by this
module is the controlled, orderly change of output frequency in response to a
digital input command or analog feedback signal. In this way, motor speed
changes or start up characteristics (constant torque or V/F) can be controlled. To
that end, a comparison counter was also used. See Figure 4-7. The initial
frequency value is loaded into an up-down counter as a preset value. The final
frequency is set into the comparator. Count direction is controlled by whether
the f'mal value is higher or lower than the initial preset. The instantaneous
counter value is the input to the "frequency control comparator". The
"frequency change counter" is incremented by a clock whose rate is dependent
on either a digitally-commanded input or an analog feedback, depending on the
mode desired.
High Frequency System Clock
To operate a single inverter/driver with a 20-kHz AC output, a train of 40-kHz
clock pulses are required. One clock pulse is required for each independent
output switch state change, to generate a (+) or (-) half-sine output pulse.
The system requirements are for single-phase or three-phase 20-kHz outputs.
Therefore, three independent clock pulse trains must be synthesized, which are
synchronized and phase shifted from one another to produce the required 120
electrical degree shift in the20-kHz power outputs. We elected to provide the
required set of signals totally with digital processing, to guarantee the constancy
and accuracy the three related output signals.
Therefore, the basic required clock signal is 120-kHz, the lowest frequency that
can be counted down to _ree 40-kHz pulse trains with the necessary 120 °
output relationship. A fully-developed flight type system would derive this
higher frequency signal from a crystal controlled oscillator or use a related
computer clock. Even though this program is primarily a demonstration of the
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overall control functions, and that level of accuracy was not required, we used a
crystal controlled 120-kI-Iz oscillator module to make sure that frequency
variations are eliminated as variables which could effect the other data taken
during testing. (See Figure 4-8.)
The count-down logic for the related 40-kHz outputs is of the classical type,
and it is shown in Figure 4-9.
Switch S-1 is used to switch the three outputs so that they are in-phase, making
the power outputs that they control into three independent single phase units, in
phase with one another. In this mode the controlled modules could be connected
in series or parallel for use in single phase power systems.
4.3.5. Digital input interfacing and storage
Since the overall supervisory control of all modem systems of this type will be
via computers, it is necessary to design this equipment to be compatible with
digital command inputs and outputs, from a data bus.
This development is far in advance of the selection of a serial data bus
technology and type for any of its anticipated missions. For control of this type
of hardware, all serial data is ultimately reduced to a parallel input word, with a
number of bits appropriate to the resolution and accuracy required by the
application. Therefore, we elected to use a simple parallel data input to
demonstrate compatibility with digital control, assuming that standard data bus
to parallel output converters would be used, from the communication
technology finally chosen for the individual applications.
One additional arbitrary choice was made. Since computer data is routinely
stored in eight bit "bytes", and the related logic hardware is generally partitioned
in "fours" and "eights", we elected to use eight bit resolution for this
demonstration hardware, while making sure that the basic technology would
easily expand to support higher resolutions, where they were identified and
required. This decision made the granularity of some controlled functions (such
as receiver output frequency) somewhat coarse, but provided the necessary
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demonstration of the techniques to validate the principles, and also would allow
for easy later expansion to higher resolutions.
There are four basic types of input command functions:
Eight-bit digital word storage. This was implemented with a simple
eight-bit, clocked latch, from 4000-series CMOS series logic, as shown in
Figure 4-10.
Analog loop reference signals. An eight-bit, clocked latch, with outputs
connected to an R-2R ladder network, in the usual digital to analog converter
manner, provides for the analog value to be summed with a feedback signal to
derive the required control loop error signal. See Figure 4-11 and Section 4.3.2
for additional details.
Direct digital word storage interfaces. Some functions already have
digital input storage capability, and no additional latched storage is required.
The comparison counter used in receiver frequency synthesis can be accessed
directly with parallel digital inputs, which axe loaded when the counters and
comparator are strobed. See Figure 4-12 and Section 4.3.3 for details.
Analog data. Since some functions (ie. frequency synthesis) are digitally
implemented and have inputs from analog sources, those interfaces require
analog to digital conversions. The ultimate goal of the building blocks
developed in this program is large scale custom or semi.custom integrated
circuits. Therefore, a simple A-to-D converter function was implemented with
the same series hardware selected for the other building blocks, rather than use
an already developed separate: A-to-D device. See Figure 4-13.
4.4. Construction of Application Specific Functions
4.4.1. Case 1, On-board Battery Charging from the High Frequency Bus
The requirement for on-board battery interface control generates the need for
bidirectional operation. The basic housekeeping/short protection logic described
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in Section 3.1 provides all the necessary control function for the single-module
reverse (source) mode.
When operated as a receiver (load interface), bus power is applied to the same
high frequency interface (as if it were a driver) and the switches are sequenced
to provide full wave rectified power at the Vcc terminals. Therefore, high
frequency polarity inputs must be supplied to the logic to control switch
sequencing for output polarity control. Equivalent clock signals to operate the
logic are generated from the high frequency bus input.
The added control function for this case is output current regulation. To avoid
the complication and power losses associated with a separate, additional DC
output regulator, it was decided to use the existing switches to control power
output by phase delay switching. This creates a functional requirement for an
analog to digital regulator circuit that either delays the clock pulses to the control
logic, an amount controlled by the output current feedback.
Functional Implementation
The reverse (source) mode requires two power modules for high frequency
power bus regulation, using the Phasor technique. Therefore, two
housekeeping blocks are required, one for each set of power outputs. Since the
clock signals for one power module need to be shifted and controlled, one
regulator block is required. Digital commands for output voltage magnitude and
output current limiting are supplied to the analog loop references by two
latch/digital-to-analog input blocks. Finally, a 40-kHz clock input is required.
Figure 4-14 shows the entire configuration.
The forward (receiver) mode would only require a single power output module.
However, since two are required for the source mode, their DC outputs are
simply paralleled for this mode. In this case, output regulation is provided by
phase of pulse population control of the rectified output, and a regulator block is
required for each module, adding one to the total configuration. The same input
latches provide the voltage and current references, now shared by the two
regulator blocks. See Figure 4-15. This now represents the total bidirectional
DC configuration.
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4.4.2.
4.4.3.
Case 2, Auxiliary Ground Power or AC Power Energizing the
High Frequency Bus.
Requirements for the housekeeping logic already would enable the circuitry to
deal with AC inputs. The only consequence of simply using the AC Vcc
equivalent would be that the output high frequency would be amplitude
modulated at the AC power input frequency. A simple solution is to use a three
phase source (one phase powering each of three driver modules) and add the
outputs by putting them in series. With this arrangement, the high frequency
signals are all in phase, adding directly, and their modulation envelopes are in
the usual three phase relationship, adding to a nearly constant high frequency
AC power bus output.
Functional Implementation
To provide the three phase output addition, three power modules are required,
with their output transformers connected in series. Therefore, three
housekeeping blocks are used. For regulation, the phases of the power modules
are controlled; one is held fixed, the second is shifted the normal amount, and
the third is shifted twice that amount, for a three-phasor regulator addition. Two
regulator blocks are required, one for each shifted module. Digital commands
for output voltage magnitude and output current limiting are supplied to the
analog loop references by two latch/digital-to-analog input blocks. Finally, a
40-kHz clock input is required. Figure 4-16 shows thee configuration for the
forward mode. Figure 4-17 shows the reverse mode.
Case 3, Variable speed Motor/Generator starting/
running/generation to and from the high frequency bus.
This application is the most complex of the specific requirements. The
preceding two cases can be subsets of this most general case. Control circuitry
designed to meet the requirements of case 2 will meet the generator/generation
requirements of this case. The requirements for Bidirectional operation and
output regulation (which can be used for low frequency motor output amplitude
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control) are developed in case 1. The remaining added functions are for
frequency control of the output to the motor. They include a range of f'Lxed
frequencies, ramped frequency changes at constant rates or rates based on
analog feedbacks for constant V/F control or constant torque starting.
Functional Implementation
Reverse (source) operation is the simpler of the two operational modes for this
function. It is identical to source mode operation of the AC module of Section
4.4.2. See Figure 4-16.
Forward (load) operation is significantly more complex. See Figure 4-18a.
Three output power modules and their three housekeeping blocks are still
required. Phase control or pulse population control of the rectified outputs for
each motor phase is now needed, adding another regulator module, for a total of
three. Shared digital commands for output voltage magnitude and output current
limiting can still be supplied to the analog loop references by two latch/digital-
to-analog input blocks; and the 40-kHz clock input is required.
Frequency synthesis logic blocks are added to control the sequencing of the
output power switches to steer 20-kHz half-sine pulses to the appropriate motor
terminals. Their detailed operation is described in Section 4.3.3.
Interconnections for this operational mode are shown on Figure 4-18b. Starting
and ending frequencies are stored in standard clocked latch building blocks, and
the analog feedback is conditioned and scaled by an operational amplifier
circuit. See Figure 4-18c.
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5.0 Construction and Test
5.1 Initial Testing
The first step to verify proper operation and satisfaction of the requirements was to
construct and test a set of "wire wrap" circuit boards, each of which would represent
one of the basic building blocks. A sufficient number was constructed to separately
assemble and test the three application specific functions. They were mounted in a card
cage containing the appropriate interconnections. Since the outputs provided logic level
signals only, they were connected to a buffered set of LED indicators, each of which
represented an SCR in an application specific power processing module. The real time
clock was not used for this testing, since output LED indications would have been too
fast to reliably observe and judge for proper operation. Single pulses were applied
instead and output states were noted and compared to a predetermined truth table.
only minor troubleshooting was required to achieve proper operation in all cases, and
meet all the requirements of the original contract.
5.2 High Power Compatibility Testing
As described in the introduction, the contract was extended and modified to include
tests to demonstrate compatibility; f'u'st, with General Dynamics' breadboard power
hardware; and later, with LeRC's testbed power hardware. The contract included
authorization and sufficient funds to provide for these compatibility tests, but not for
any changes or redesigns as a result of them, and additional funding was not included
in the contract changes.
5.2.1. Power Breadboard
During full power, real time breadboard testing, some incompatibilities were
discovered. Since the testing was performed on General Dynamics' IRAD
hardware, in the midst of an IRAD development program, the determination of
design changes to assure full compatibility was accomplished on that program.
A full set of updated schematics is included in this report as Appendix C.
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5.2.2. 25 KW Testbed
Changes developed during breadboard testing were incorporated into the circuit
boards designed for the LeRC 25-kW Power System Testbed. Compatibility
with this higher power equipment was then demonstrated during
troubleshooting and checkout of that hardware, and is verified by observation
of its proper operation.
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6.0 Delivery and Final Hardware Disposition
Since the basic designs developed by this contract were ultimately incorporated into
hardware which demonstrates the full set of system equipment appropriate to a Space
Station power channel, it was decided that there was no need to provide additional funding
to rework the original set of functional blocks, and update it to the latest configuration.
Therefore, they were simply delivered in that state to satisfy the hardware delivery
requirement in the contract, with the real "home" for the final designs being the 25-kW
testbed hardware also delivered to LeRC.
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7.0 Conclusions and Recommendations
The following conclusions and recommendations are based on testing performed at the
logic level outputs for this specific development, and the results of the testing using the
circuit functional blocks with actual General Dynamics and NASA testbed hardware.
7.1 Conclusions
7.1.1 It is practical to develop a family of special-purpose circuit modules, that can
then be used in appropriate combinations to construct the necessary functional
circuits required to operate a family of direct-generation, resonant power
processors.
7.1.2 This program proved the designs for the following circuit modules:
• Housekeeping
• Analog Control (Regulator)
• Digital Input Interfacing and Storage
• High-Frequency (20-kHz and 40-kHz) System Clock
• Receiver Output Control, including low-frequency AC Output Synthesis
7.1.3 These modules were used to prove the construction of the required major power
processing hardware control circuits:
• Case 1: On-board battery charging from the high frequency bus
(Bidirectional DC Interface)
° Case 2: Auxiliary ground power energizing the high frequency bus
(Three-phase, 60-Hz, AC Source Interface)
• Variable-speed motor/generator starting/running/generation to and from the
high frequency bus (Thee-phase, Variable-frequency, Bidirectional AC
Interface)
7.1.4 These modules can effectively partitioned to incorporate their functions into
semi-custom integrated circuits, using gate array or PAL technology.
pREtdEDLN(t P.AGE_ BLANK NOT FIL_F__,D
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7.2 Recommendations
7.2.1 Proceed with the development of an integrated circuit implementation to
demonstrate the feasibility of that approach.
7.2.2 Develop additional module designs to accommodate the new families of power
switching devices now becoming available. (MCT's and IGT's)
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8.0 Figures
This Chapter is a collection of the figures from the main body of this report. They are
numbered in accordance with the original chapter in which their reference first appears.
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9.0 Tables
This Chapter is a collection of the tables from the main body of this report. They are
numbered in accordance with the original chapter in which their reference first appears.
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Table 3-1, Control Interface Specifications (continued)
AC Electrical Characteristics T, = 25"C,C, = _5pF, and input rise and fall times= 20ns.
Typical temperature coefficient for all values of Voo = 0.3%/'C
Parameter I C°nditi°ns I Min. J Typ. 1 Max. Units
CD4O*-M
tpHt. Propagation Delay Time High to Low Level
h=LH Propagation Delay Time Low to High Level
tTH L Transition Time Hign to Low Level
trLH Transition Time Low to High Level
CN Input Capacitance
Voo = 5.0V
Voo = 10V
VDo = 5.0V
Voo = 10V
Voo = 5.0V
VOO = lOV
Voo = 5.0V
Voo = 10V
Any tn0ut
35
25
35
25
65
35
65
35
5.0
50
40
65
4O
125
70
175
75
ns
ns
n$
n$
ns
ns
ns
ns
OF
CD4O-.C
:=_L Propagation Delay T;me High to Low Level
t>,_ Propagat=on DelayTime Low toHig_ Level
tT_L Transition Time Hig._ tO Low Level
tTL H Transition Time Low to High Level
C_N Input Capacitance
Voo
VDo
Voo
Voo
Vo0
VDO
VDO
VDO
Any
= 50V
= 10V
= 5.0V
= 10V
= 5.0V
= 10V
= 5.0V
- 10V
Input
35
25
35
25
65
35
65
35
5.0
8O
55
120
65
2OO
115
3OO
125
n=
n=
ns
ns
n=
ns
ns
pF
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Table 3-1, Control Interface Specifications
Absolute Maximum Ratings (Note 1)
Voltage an Any Pin Vss -0.3V to VoD +0.3V
Operating Temperature Range
-55*C to +125"C
-40"C to _85"C
Storage Temperature Range -65°C to --150"C
Package Dissipation 500 mW
Operating VOORange kiss 4. 3.0V to Vss + 15 V
Lead Temperature (Soldering, 10 seconds) 300"C
DC Electrical Characteristics
Parameter l Conditions
I
il
It. Quiescent Device i VDo = 5.0V
C,,rrent i Voo = 10V
Po Quiescent Device I Voo=5"0V
Diss=catiomPackage [ VOO = 10V
VOL Out;ut Voltage Low r V30=5-0V, V_ =V30. Io=0A
Level ,,V_o = 10V, V_= Voo, Io = 0A
VCX Output Voltage High i VgD = 5.0V. V==Vss, 10 =0A
Level i Voo = 10V. V_= Vss, la = 0A
VNL Noise Immunity i Voo = 5.0V, Vo =3.6V, Io=0A
(All Inputs) VOO = 10V, VO = 7.2V, Io = 0A
VNH Noise Immunity Voo=5.0V, Vo =0.95V, Io=0A
(All Inputs) Voo = 10V, VO = 2.9V, Io = 0A
IoN Output Drive Current Voo = 5.0V, Vo = 0.4V, Vi = Voo
N-Channel (4001) Voo = 10V, Vo = 0.5V, Vi = Voo
loP Output Drive Current Voo = 5.0V, VO = 2.5V, VI = Vss
P-Channel (4001) VDO= 10V, VO= 9.5V ' VI =Vss
ton Output Drive Current VDo = 5.0V, Vo = 0.4V, VI = Voo
N-Channel (4011) Voo = 10V, Vo =0.5V ' Vi =Voo
lop Output Drive Current Voo = 5.0V, Vo = 2.5V, Vi = Vss
P-Channel (4011) Voo = 10V, Vo =9.5V ' VI = Vss
Input Current
0.05
4.95
9.95
1.5
3.0
1.4
2.9
0.5
1.1
-0.62
-0.62
0.31
0.63
-0.31 t
-0.75
Limits
0.1
0.25
1.0
3.05
0.05
25"C
M'-_'_n.Ty_p. _ Max.
0.001 0.05
,=.95
9.95
1.5
3.0
1.5
3.0
0.40
0.9
-0.5
-0.5
0.25
0.5
-0.25
-0.6=
0.001
0.005
0.01
0
0
5.0
10
2.25
4.5
2.25
4.5
1.0
2.5
-2.0
-1.0
0.5
0.6
-0.5
-1.2
10
I
125=C f Units
Min.
0.t
0.25
t.0
0.05
0.05
4.95
9.95
1.4
2.9
1.5
3.0
0.28
0.65
-0.35
-0.35
t -°'t
3.0 i .,A
6.0 ,,Al
15 _ _W
I
6o b .w
0.05 V
0.05 V
V
V
V
V
V
V
mA
mA
mA
mA
mA
mA
mA
mA
pA
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed• Except for
"Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of
"Electrical Characteristics" provides conditions for actual device operation.
Page 48
• ./ . ,
CR 175070
Contract No. NAS 3-23878
Final Report
Page 50
Final Report
Contract No. NAS 3-23878
CR 175070
10.0 References
1."Study of Power Management Technology for Orbital Multi-100kWe
Applications"; Final Report, NASA CR 159834; J.W.Mildice, General Dynamics,
Convair Division
2. "Study of Multi-Megawatt Technology Needs for Photovoltaic Space
Power Systems"; Final Report, NAS 3-21951; D.M.Peterson, General Dynamics,
Convair Division
3. "An SCR Inverter with Good Regulation Sine-Wave Output"; Neville
Mapham, IEEE Transactions on Industry and General Applications; IGA-3, No. 2, Apr-
May, 1967
4. "Bidirectional Four Quadrant (BD4Q) Power Converter Development", Final
Report, NASA CR 159660, F.C.Schwarz, Power Electronics Assoc. Inc.
5. "Predicting Modulator Phase Lag in PWM Converter Feedback Loops",
R. D. Middlebrook, Powercon 8, April 27-30, 1981
6. "Controllable Four-Quadrant AC to DC and AC Converter Employing an
Integral High Frequency Series Resonant Link"; U.S.Patent 4,096,557, June,
1978
7. "A Practical Resonant Converter Using High Speed Power Darlington
Transistors"; Suridar R. Babu, General Electric Co., Auburn, NY, PCI March, 1982
Proceedings, pp 122-141
8. "Advances in Series Resonant Inverter Technology and Its Effect on
Spacecraft Employing Electric Propulsion"; R.R.Robson, Hughes Research
Labs, Malibu, CA, presented at AIA/UASS/OGLR 16th International Electric Propulsion
Conference, November, 1982.
PRECF_L.NO P_kGI_ BLANK NOT PILMET)
Page51
CR 175070
Contract No. NAS 3-23878
Final Report
Page 52
Final Report
Contract No. NAS 3-23878
CR 175070
Appendices
A. Design Requirements Specification .................. 35
B. Functional Block Worksheets .................... 37
C. Updated Schematics ........................ 39
_RECI_D_O P_GE BLANK NOT FILMED
Page 53
CR 175070
Contract No. NAS 3-23878
Final Report
Page 54
Final Report
Contract No. NAS 3-23878
CR 175070
Appendix A
Functional Requirements Specification
This appendix is a copy of the detailed Functional Requirements Specification, which was
written to provide a set of requirements to which the hardware could actually be designed.
It was approved by NASA LeRC prior to the hardware design phase of the program.
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DESIGN REQUIREMENTS SPECIFICATION
Bi-Directional Power Control Electronics Unit
NASA Contract: NAS 3-23B78
71.0 GENERAL
This controller is a device which provides the interface and
control functions between the power handling devices and the
supervisory system computer outputs for bi-directional power
conversion between DC or low-frequency AC and the
high-frequency AC power transmission bus. While the basic
design is for computer control through parallel digital words,
the hardware delivered on this contract shall be capable of
operation from set-points commanded by manual inputs from the
unit control panel.
1.1 The overall system actions performed by the integrateO
computer (or manual control) - controller - power switch
combination are supplied by a family o$ modules, having the
following characteristics:
1.1.1 _enerator interface - lakes variable, low frequency,
engine-driven generator power and trans÷orms it to
controlleO, high--fixeO-frequency_ AC distribution bus
power.
1.1.2 Motor interface - Provides variable frequency, variable
voltage start, and run power to AC three-phase actuator
and/or synchronous (PM) and induction starting motors
for airborne functions, from the hlgh-frequency AC
distribution bus.
1.1.3 Battery Interface - Acts as a battery charger to
interface the battery system with the high-frequency AC
distribution busses. In its source mode, it converts
battery power to high-frequency AC distribution bus
power. The combination acts as the source for an
uninterruptable power system.
1.1.4 Ground Power Interface - Provides power in either
direction between the high-frequency AC distribution
system and a three-phase AC ground power supply
operating at 60 or 400 Hz.
2.0 APPLICABLE DOCUMENTS
The following documents_ to the extent speci÷ied herein, shall
apply to the design, construction, and documentation of this
controller.
2.1 Contract NAS 3-23878
2.2 MIL-STD-746A_ for EMI design considerations
2.3 MIL-HNDBK-217B_ for reliability and failure rate
considerations, to evaluate selective design component
redundancy.
2.4 GDC-ACW67-O06, Report Writer's Guide; for reports and
documentation
2.5 Division Standard Practice - C90 Series; Sot hardware
construction and documentation
3.0 FUNCTIONAL/OPERATIONALDISCRIPTIONS
This unit acts as a "smart" electronic interface controller
between the electrical power system Mode Commands and the high
power hardware in the system and performs the following
specific functions:
3.1 CommandedFunctions - in response to a digital word input
simulated Dy a manually entered set--point from the control
panel.
3.1.1 Output Amplitude Control - ]his is the basic
steady-state output voltage or power. A D to A converter
provides an analog output reference signal to be used by
the output regulator. It is maintained with no further
inputs until commanded to change.
3.1.2 Mode Control - Controls the basic nature of the three
module types; determines whether they take power from
the high-frequency AC distribution bus or supply power
to it.
3.1.3 Time-varying Outputs - The motor generator interface
module shall be capable of accepting inputs to command
variable motor/generator frequency or voltage and their
rate of change. It can command a constant V/F ratio or
current limit for motor starting.
3.1.4 Output Frequency - Setting of a steady-state output
frequency for the motor interface to control motor
speed.
3.1.5 Overload Limits - Output current and/or voltage, above
and/or below which fault isolation action is required.
3.2 Data Functions
The following list o$ data measurement points shall be
provided on the front panel of the unit. Values provided are
nominals.
3.2.1 High frequency bus:
Frequency = 20.0 kHz
Voltage = 440/460 VRMS AC iLL)
Current = TBD
Phase Angle = TBD
Single-phase
3.2.2 Battery Charger Input/Output:
Voltage = 140/280 VDC
Current = lBb
Current or Voltage +eedback mode flag
3.2.3 Auxiliary bround Mower Input/Output:
Voltage = #40/460 VRMSAC (LL)
Current = F_D
Frequency = o0 Hz
three-phase
3.2.4 Variable-speed Motor Generator Input:
Voltage = variable, 300-450 VAC RMS
Current = TBD
Frequency = variable, range TBD
Phase Angle = TBD
Three-phase or Six-phase
3.2.5 Variable-speed Motor Generator Output:
Voltage = variable, range TBD
Current = variable, range TBD
Phase Angle = TBD
Frequency = variable, range 0 to 600 Hz, (current
limited); range 600 to 1200 Hz, (voltage limited)
Three-phase or Six-phase
3.2.6 Starter/Generator shaft speed:
Output perameters consistant with Table 4-i
Frequency = variable, range TBD
3.2.7 Status Flags; Output perameters consistant with ladle
4-I;
Current over limit
Voltage over limit
Voltage under limit
Energy flow direction
Fault status
Motor start/run
3.2.8 Current sink +or re$1ex battery charger:
Characteristics and applicability FBD
3.3 Other Functions
3.3.1 Overload Limits - ]'here are two levels o÷ over current
protection provided. The first raises an overload flag
to the system controller advising of an out-o÷-spec
condition that is not of immediate danger to the
hardware. The second automatically turns the overloaded
module off to protect itself.
3.3.2 Output Switch timing - shall be such that either/both
translstors and thyrlstors can be used as the maln power
switch elements.
4.0 ELECTRONIC INFERFACE- DETAILED SPECIFICATIONS
4.1F'ower Supply Inputs:
4.1.1 Operating Voltage: 10.0 VDC to 14.(} VDC
4.1.2 Maximum Supply Voltage: 5.(} VDC to 17.0 VDC (for
non-spec operation)
4.1.3 Damage Limits: (-)0.5 VDC to (+)20.0 VDC
4.1.4 Current: 1.0 amp, maximum, steady-state average
4.2 Control Interfaces
4._=. 1 Set Point Control - "Dip" switches_ with BCD encoded
outputs, to simulate computer control inputs.
4.2.2 Command Organization -- Eight bit parallel data, plus
strobe.
4.2.3 Electrical Characteristics - as speci+ied in taOle 4-I.
4.3 Control Outputs
All power control outputs are discrete commands_ used to
operate switched components_ and have the characteristics
speci$ied in ]able 4-I
4.4 Instrumentation Interface
All signals shall be preconditioned to the following limits:
4.4.1 Analog Inputs:
Input Voltage = 0.0 to 10.0 VDC
Input Current = 0.0 to 25.0 mA DC
Other characteristics in accordance with Table 4-i.
4.4. __ Discrete Inputs:
In accordance with Table 4-i.
Op,IG_NL_, y;,..G_ I8
OE pOOR QUAI,'CTY
Table 4-1, Control Interface Specifications
Absolute Maximum naungs (Note11
Voltage an Any Pin VSS -0.3V to V_ .0.3V
Operating Tem;_erature Range
-55"C to -125"C
-a0"C to -85"C
DC Electrical Characteristics
Storage Temperature Range -55"C to -150"C
Package Dissipation 500 mW
Operating Voo Range Vss - 3.0V to VSS- 15V
Lead Temperature (Solclenng, 10 seconds) 300°C
Parameter
:, Cuiescen: 3ev=ce
C_,rrer',I
=D Quiescent Device
D_ss_cat=cn Pac._age
V3L OU',; _''. _ . =Jct,a¢_ L._w
Level
V¢_ Ou:_ut Voltage _ign
Level
V_. Norse Immumtv
',A:: '.."._ ;:s)
V,w=, Norse ir'/,,_,,untty
....... _ . ._,.r-e't:
_7= C;,',_ut --,r_ve Cur,er_t
P-Channel (4001]
IcN Output Drive Current
N-Channel (40tl)
IDP Output Drive Current
P-Channel (4011)
Ii Input Current
Conditions
V_c = 5.0V
Voo = 10V
Voo = 5.0V
VDo = 10V
V:c = 5,0V V, = V:3. Io = OA
VC._ = 10V, Vl = V_, tO = 0A
V_D = ._.0V. Vi = VSa, IC = 0A
V_o = 10V. Vl = VSS. IO = 0A
V,_;= 5._V,Vc = 3.5V. I0 =CA
....."_O = .v-,'VO = ,'.2V,IC,= _A
,._V. I-=:V_: =5.0V. Vc = .... . 0l
V-* = """._ _,._,'.V-=2._V.. i-= 3-*
',2: = _.CV, V: = 2-'V, V = V::
V::=,C',' ". '=" ' V::v_ = ..:_,, V ---
V:= = 5.0V,V- = c..-v.V.= VSS
i Voo = 10V, Vo = 9.5V, V_= Vss
Voo = 5.0V, Vo = 0.4V, V_= Voo
V0D = 10V, Vo = 0.5V, V_= VoO
Voo = 5.0V, Vo = 2.5V, V_= Vss
Voo = 10V, VO = g,5v, V_= Vss
I Limits
-55;C i 25*C 125=C Units
Min.
4.95
g.g5
1.5
3.0
_._
--v 6_.
-0.62
0.31
0.63
-0.31
-0.75
Max. Min. Tyl_. ' Max. Min. Max.
0.05 0,001 0.05 3.0 _A
0.1 0.001 0.1 6.3 .,A
0.25 C.005 0.25 15 ..w
.0 0.01 IO 60 ..W
3.05 0 '3.35 0.05 V
0.05 0 0.05 0,05 v
4 .=5 5.0 4 _5 v
g.95 _0 9.95 V
*,,_= 2._'2'3. _,._ v
3,0 :5 2.9 V
"..5 ,.'.Z5 ",.5 V
.;.. -:.5 2.g V
. .,-_ .. 2".2E.= _-;
0,.= 2.5 2._5 - :
'_ = -2.0 _n ,_= .--.,A
-0.5 -1.0 -0.35 mA
0.25 0.5 0.175 mA
0.5 0.6 0.35 mA
-0.25 -0.5 -0.175 mA
-0.6 -1.2 -0.4 mA
10 pA
Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be gua/anteeg. Except for
"'Operating Temperalu_e Range" they are not meant to imply tr_at tt_e Oewces should be operated at these limits. The table of
"Electrical Characteristics" provides conditions for actual _evice operation,
..- ..-- .: _,. .,. - . - • . ,
Table 4-1, Control Interface Specifications (continued)
AC Electrical Characteristics TA=25°C, CL=15pF, and input rise and fall times=20ns.
Typical temperature coefficient for all values of Voo = 0.3%PC
Parameter I COnditi°ns I Min. I Typ. I Max. 1 Units
CD4O.-M
lp_L Propagation Delay Time High to Low Level
tpL H Propagation Delay Time l..ow to High Level
tTHL Transition Time Hign to Low Level
t-;.,_ Transition Time Low to High Level
C,N Input Caoac_tance
VOO= 5.0V
VO0 = 10V
Voo.= 5.0V
Voo = 10V
Voo = 5.0V
VDO = 10V
V00 = 5.0V
VDD = 10V
Any In0ut
35
25
35
25
65
35
65
35
5.0
5O
40
65
4O
125
70
175
75
ns
ns
ns
ns
ns
n$
ns
ns
pF
CD4O-.C
:=,L Propagation DelayTime High to Low Level
t_,_ ProDagat=on Delay Time Low IO High Level
tr_.L Transition Time High !o Low Level
!_-_ Trans=tion Time Low to _ign Lever
C,N l."'_u: _a_-azi'a-.-e
VD_ = 50V
VDD = 10V
VDD = 50V
VDo = 10V
VOD = 50V
Vzc = 10V
V,_ = 5.0V
V_c = _8V
Any Input
35
25
35
25
65
35
55
35
E.3
1 ns55 ns
120 i ns
55 ns
200 I ns
115 ) nS
300 ) ns
:25 I ns
I ==
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5.0 MECHANICAL AND ENVIRnNMpwIT^,
5.1 Mechanical desi0n - The controller will be housed in a
standard bench-top equipment cabinet. Each circuit subelement
will be assembled on a plug-un wire-wrap board. Partitioning
will be functionally based and sized so that each board is
translatable into a hybrid integrated circuit. ]he cards will
be mounted in a standard card cage and all controls and
instrumentation points will be provided on the +ront panel.
Access for more detailed measurements will be provided through
removable cabinet panels and extender cards.
5.2 Environmental _equlrements
5.2.1Uperating temperature range:
0 degrees C. to (+150 degrees C.
5.2.2 Storage temperature range:
(--_b5 degrees C. to (+)125 degrees C.
5.2.3 Vibration and Shock:
Normal handling in a laboratory environment.
5.2.4 EMI:
Designed (but not tested) to the requirements o÷
MIL-STD-746A.
5.3 Input/Output Connectors:
(25) Pin RS-232 type. Both halves of all connectors shall be
supplied as mating pairs.
, k
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Appendix B
Functional Block Worksheets
These worksheets document the definition and development of the functional circuit blocks
which were developed into standard functions to be used to construct the application-
specific functions required by this program.
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Appendix C
Schematics
These schematics represent the final designs for the various functional blocks, after the
changes determined by the compatibility testing with the power hardware of the General
Dynamics' breadboards, and the LeRC testbed.
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